GB\_

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

KONNO et al

ial No.: 07/743,383 Group Art Unit: 1104

Figed: August 21, 1991

Examiner: G. Goudreau

METHOD FOR PRODUCING SEMICONDUCTOR INTEGRATED CIRCUITS AND

APPARATUS USED IN SUCH METHOD

## INFORMATION DISCLOSURE STATEMENT

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

January 7, 1993

Sir:

In compliance with applicants duty of disclosure under 37 CFR 1.56, the following is material information of which applicants are aware and was cited in the attached European Search Report.

- European Patent Appln. No. 0 416 774 dated 3/13/91 1.
- Solid State Technology, v. 33, no. 2 (Feb. 1990) Extended Abstracts, vol. 81-2 (1981) pp. 715-716 2.
- 3.
- Japanese Patent Abstract of JP-A-1 251 742 (Jan. 1989) 4. 5.
- European Patent Appln. No. 0 345 757 dated 12/13/89 European Patent Appln. No. 0 387 097 dated 9/12/90 6.

Commissioner is hereby authorized to charge the necessary fee of \$200.00 to Deposit Account No. 14-1060. A duplicate of this sheet is attached herewith.

In the event that any additional fees are due with this paper, please charge Counsel's Deposit Account No. 14-1060.

Respectfully submitted.

dan Carlos A. Marquez Attorney for Applicant Registration No. 34,072

Atty. Case No. P698-1333

NIKAIDO, MARMELSTEIN, MURRAY & ORAM Metropolitan Square 655 - Fifteenth Street, N.W. Suite 330 - G Street Lobby Washington, D.C. 20005-5701 Tel: (202) 638-5000 JCM: myw

Enclosures: Information Disclosure Citation, European Search Report and References (6)